Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
cdma versus ofdm
A good thesis work is available at
www.skydsp.com/publications/4thyrthesis/
which evaluates the plus and minus of both ofdm and cdma.
Please go through it.
Re: SDC
SDC file is basically the design constraints file. It is used by the physical designer to implement the chip physically. It has to be developed by the logic designer who is the person to know the timing constraints associated with input and output.
Can you please suggest some good tutorial that would help me to understand the layouts used in vlsi design i.e., how can i retrieve circuit schematic from layout diagram
Re: What is -3dB?
Apart from all the above explanations, I would like to add that 3dB is the standard used to calculate the bandwidth of a particular signal i.e., 3db bandwidth is the bandwidth between frequencies where the power reduces to half of the peak power
Re: magma
Set clock latency is basically synopsis command
The equivalent Magma command is force clock latency
This command is basically used to set the delay of the clock at the source.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
