Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by arkeint

  1. A

    sram waveform one read and write??

    can anyone help me in SRAMs? i'm testing my 6T SRAM cell for one read and one write but it doesnt give a proper output
  2. A

    TSMC018 runset file for inductors

    who has a copy of the runset file for lvs in synopsys hercules for inductors? i really need it for our school project. thank you
  3. A

    resistor layout problem in LVS part

    when I run LVS it always gives this error in the view output window and the error summary window would not pop out. I dont understand why it says it cant layout top block <a title="resistorlayoutlvs.png" href="http://obrazki.elektroda.pl/5638238900_1375896050.png"><img...
  4. A

    resistor layout lvs setup problems

    how to setup lvs when layouting resistors in synopsys?
  5. A

    synopsys problem in lvs

    when i try to run LVS it gives me this error in the cdesigner console https://prntscr.com/1jihnt what do i have to do?
  6. A

    post simulation on synopsys

    i suppose i'm using synopsys TCAD, simulating the layout's output waveform after doing LPE.
  7. A

    post simulation on synopsys

    hello everyone how do you do post simulations in synopsys?
  8. A

    can anyone explain to me why is this the output?

    it's a pic16f877a, and i don't have an oscilloscope(still a student).
  9. A

    can anyone explain to me why is this the output?

    found the program on the net then changed a bit in the output pinnings to have a neat routing in the pcb.
  10. A

    can anyone explain to me why is this the output?

    could the microcontroller be broken?
  11. A

    can anyone explain to me why is this the output?

    help! i don't understand why this is the output.
  12. A

    two-stage op amp hand calculations and parameters

    in doing the hand calculations for designing a two-stage op amp, what equations should i use? there are lot of equations that i tried but it doesnt seem to workout -_- and what common values of parameters should I use in doing the hand calculations in getting the W/L ratio?
  13. A

    error occured in hspice

    what do you mean by " **error** duplicated subckt definition 'nmos_rf' " in hspice? what do i have to do to solve this problem?
  14. A

    slew rate of a Two stage amplifier

    Slew rate .lib 'C:\synopsys\rf018.l' TT .option post probe mr1 g g r dd pch l=1u w=4u mr2 r r dd dd pch l=1u w=6u mn1 d1 g1 s 0 nch l=1u w=2u mn2 d2 d7 s 0 nch l=1u w=2u mn5 s g 0 0 nch l=1u w=4u mn8 g g 0 0 nch l=1u w=4u mn7 d7 g 0 0 nch l=1u w=12u mp3 d2 d2 dd dd pch l=1u w=6u mp4 d1 d2 dd...
See more

Part and Inventory Search

Back
Top