Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I used to have the question about the memory macro.
There is no need to synthesis the memory macro, just put the lib/db file into your design compiler library path and link with it.
please see
**broken link removed**
ncvlog uselib error
It's strange, may i ask you a question??
which version of ncverilog do you use??
and i think `uselib is the syntax of verilog-XL instead of verilog
so check out your document of ncverilog to find out this.
besides, instead of using 'uselib syntax i always use "-y path of...
If i'm wrong, please correct me.
I think systemC will not be as important as before, cuase synopsys will start to push their systemverilog, Cadence used to not support systemC in their flow. but when systemverilog is out, cadence start to push SystemC with their verification library.
In many...
I never used such method, but i think it depends.
The use of RTOS is more flexible, if you want to add new feature to your project.
But if your project only has specfic function and will never add new function, it is enough without using any RTOS, just forgot RTOS.
Just Compare RTOS sw...
The information shows more and more people use formality( idon't remember where to find the report), maybe just because they use syn@psys synthesis and backend tool and formality integrate well with syn@psys flow. of course, verplex is still no. 1.
cadence recenlty focus on their unify...
Re: verification
Verplex is indeed the leader of "formal verification" technology, before synosys FormalPro . i think few people know them because formal verification is not widely used by designers.
aramis
Re: Vera
You need VERA to compile vera code, then link it with any simulator to run simulation!
as i know, VCS 6.1 or after can support vera! but i do vera with cadence verilog.
the main conern to develope VERA on winNT is not simulator, because VERA compiler only support UNIX/LINUX...
Hi, if your tutorial ppt is not avaiable from installed directory, can you upload it here, i think many people will be thankful!!
besides, Specman is a powerful tool, and do you ever try VERA?? i hear somebody tell me that VERA is more easy to learn.
aramis
linux kernel after 2.4 support dual CPU, so you just install the latset version from Redhat, Mandrake will be fine.
but i am not sure which EDA tool for linux can utilize these features, maybe should try it
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
