Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Dear all :
as the attachment shown, the reference voltage generator ( for Pipelined ADC
testing PC Board) is implemented by two resistors, two capacitors, and two unit
gain buffer.
My questions are as follows:
1. What's the purpose to add two 10Kohm resistors in series in the positive...
Dear all :
In my technology, about 50fF unit cap can achieve 10 bit resolution for CDAC type
SAR ADC. Now if I use split cap to reduce total capacitance, the result is bad.
Does anyone know what the effect for using split cap array ?
How large unit cap shoud I use ?
thx~~
comparator autozero
Maybe u need add preamps with capacitor couple
so than u can do input or output or multi-stage offset cancellation
the residue offset is mainly determined by the gain of preamp
see razavi's book for detail
Best Regards :D
offset-voltage gain adc preamp comparator
Dear all :
I am designing a 10b single-ended, charge redistribution type SAR ADC in 0.35um CMOS.
Supply voltage is 3V and power budget is 100uW.
Conversion rate is 10~100KSPS.
I hope to achieve rail - rail input range, thus I need a voltage near...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.