Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi.
I'm looking for a SDRAM power model whick can distinguish SDRAM power dissipation between Single Read and Burst Read operation.
Somethine like this:
when (SdramInBurstRead_8)
Power = Power + Power_SdramInBurstRead_8;
when (SdramInBurstRead_16)
Power = Power +...
Hi.
I'm looking for a SDRAM power model whick can distinguish SDRAM power dissipation between Single Read and Burst Read operation.
Somethine like this:
when (SdramInBurstRead_8)
Power = Power + Power_SdramInBurstRead_8;
when (SdramInBurstRead_16)
Power = Power +...
I'm just about finishing the cell now. Timing information has been extracted for the .lib file and then compiled in Library Compiler to .db file. The LEF file has also been extracted from the layout and then i got the .plib/.pdb file. Tomorrow i'll generate the verilog simulation model and the...
"To generate complete .lib you would need the library generation tools like Liberty. In fact set of scripts and utilities which generate the SPICE stimuli for each library cell, control the SPICE runs, collecting the results and translating them into the 3D tables used in .lib".
Something like...
Thank you.
Yes. I want to use the library cell in a bigger system. I need it to be one of the standard cells.
Since the cell is simple, I considered routing the design manually in layout level.
But I don't know how to generate the .lib files etc. in succession.
As for the TSMC standard cell...
nanosim block delay calculator (bdc)
I want to build a Clock-gating Cell from TSMC 0.25um standard cell library.
Who can tell me how to build a library cell? Tell me the design flow and tools needed please.
It's a very simple cell consists of only a Latch, a 'and' gate and a 'or' gate. We can...
Anyone familiar with Clock-tree Synthesis(CTS)?
Suppose a gigantic SoC design case, there are a RISC cpu core and a number of other sub-modules in it. Then how do you build the Clock-tree?
Do you build Sub Clock-tree within(in) the sub modules or only do CTS from the top-level?
In our design...
like this
these's a option in quartusII, "Project--EDA Tools seting", choose ModelSim and then quartusII will generate netlist and sdf files automaticly after compile, either in verilog or vhdl format,(.vo, .sdo, .vho). And then, you should know how to do simulation now, right?
Anyone who use Synopsys's PowerCompiler together with VCS to analyze power?
We must install and configure PLI interface first. Two files are needed---- vpower.tab and libvpower.a, right!
I am trying to do this under Linux environment but there's no libvpower.a file for Linux, that means only...
Anyone who use Synopsys's PowerCompiler together with VCS to analyze power?
We must install and configure PLI interface first. Two files are needed---- vpower.tab and libvpower.a, right!
I am trying to do this under Linux environment but there's no libvpower.a file for Linux, that means only the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
