Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i have made a simple test bench for ROM. I would like to write a test bench for a VGA display. I'm kinda beginner so I don't know how to write it. I know I need to generate a clock, but how would I generate the counters,..etc. Thanks so much! here is my vhdl design
library IEEE;
use...
The ROM is not initalized. I tried to make a test bench, but the data is always undefined.
That's the first problem.
The second problem, is I tried to use constant data in the ROM, and I get bars, not bitmaps picture.
I have generated a VGA signal, and succeeded to draw a rectangle. I have also code for ROM designed using VHDL, and initialized with a file that has patterns. I'm beginner in VHDL and FPGA. I would like to read the contents of the ROM and use the VGA generator to display the contents.
here are...
Dr Ayman , I also tried alot to get training in analog design and i've failed , I'm graduate from El shorouk academy , Electronics and communications , and i read many books in EE ,like art of electronics , Razafi's books , and really I'm dissapointed with no chances in training us , would you...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
