Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Dominik, thanks for sharing your knowledge.
I guess current gain factor is beta parameter uCox(W/L). This parameter is obtainable from Cadence Spectre simulation, no problem.
If EKV is continoues in all inversion levels and is good in triode region, can this IC be directly printed out like the...
Hi, I am looking at the inversion coefficient/facotr (IC) used by EKV people. Inspired by this IC, D. M. Binkely and D. Foty. applied it to analog sizing applications.
I think IC is a parameter to express the bias status/condition of a MOSFET, so it should be a DC-op parameter, because as...
Hey erikl,
Thank you for your suggestion. I did that and they suggested me to refer to the Cadence callbacks. Just to remind others here, to search "CCSinvokeCdfCallbacks.il" in Cadence formum you will approach more.
Thanks.
Hey smart guys,
As you know, if you change the w, l and nf, and enable the WPE effects for lower-than-CMOS90nm technology MOSFET device, you can see the SCA/SCB/SCC are auto-calculated and reflected through the device property window. And if you change w and nf, the SCA dynamically updates...
Those plots are from a paper not mine also not sure if they are plotted under RFIC or general one. Even though the modelling may not accurate and do not consider the shunt path you mentioned, still my focus is more on how those Rs and Rp are get extracted. But thank you that you provided...
Hi,
Giving the geometry, radius, width, and turns, the rough inductance(Lind) and quality factor(Qind) can be computed. This can be viewed from the property of a modelled Ind device (say, spiral_std_mu_z) in a given technology in the Cadence Schematic tool. By sweeping the geometry parameters...
Just use the value() function it can do what I want.
It works for me when I use this formular:
value(waveVsWave(?y (pv("M0" "gm" ?result "dcOpInfo") / pv("M0" "id" ?result "dcOpInfo")) ?x (pv("M0" "id" ?result "dcOpInfo") / (pv("M0" "w" ?result "instance") / pv("M0" "l" ?result "instance"))) )...
Hey,
I am using Cadence IC 6.1.6. The waveform or the plot is generated by
Virtuoso (R) Visualization & Analysis XL.
I have a plot which is gm/id (y-axis) Vs Id/(w/l) (x-axis) by doing a Parametric Analysis of sweeping Vgs.
I found in the result folder, it has lots of sub-folders named as...
Not sure If I am getting it.
Did you mean connect the -v/2 node to Sw0 and Cb0 and directly to ground. And +V/2 node to Sw1 and further Cb1 to ground as well. Through two path on each side instead of four paths in between?
Please make it clear if I am wrong getting it.
Thanks,
Alex
I have looked at different things that mentioned in this thread. The most important of all is the how the MOSFET works as a switch in large signal case. As it is known that if it is properly biased, the working state will not vary in the small signal analysis like applications in amplifier. But...
You are right, but really, the diode does not have a layout view. This means, you cannot do a layout if using such devices from analogLib instead of from technology specific library.
Actually I found such a switch in AnalogLib and it works. But it does not have layout view. So I still have to resort to my implementation which is using a MOSFET as a switch in RF VCO circuit.
Hi guys,
In my VCO design, if I introduce a fixed capacitance, Cap_fix into the C tank, it works fine and give me the target frequency I want. If I disconnect this path (in parallel with the total C) to disable the introduction of this Cap_fix, it gives me higher frequency and it is reasonable...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
