Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi :)
I have just added delays for the gates used in my design e.g. " and #(1,2,3)(c,a,b); " . The question is how can I run the simulation such that it considers the minimum delay of the gates?
Thanks in advance :)
Thanks for your concern, imbichie :) . The problem was due to opposing inputs and outputs of one module. And I shall use the safe form of instantiating any module as
module ****( .o(output) , .i1(first input) ,....... )
Hi :)
I've started learning Verilog HDL for a while. Now, I'm studying gate level design. I wrote a module which ran normally in its test bench but when I further used it in another module something went wrong. The wrong thing is that I have a nand gate (in a module)whose inputs are {0 , 0}...
Hi :)
I've started learning Verilog HDL for a while. Now, I'm studying gate level design. I wrote a module which ran normally in its test bench but when I further used it in another module something went wrong. The wrong thing is that I have a nand gate (in a module)whose inputs are {0 , 0}...
Do you know any text books discussing System level design of RF Transmitters? I found chapter 4 in "RF Microelectronics, 2nd ed. by Razavi " but I want more or is it enough?
Hi :)
My work team are responsible for designing Multi-standard Multi-band (GPS, GSM, Bluetooth and WiFi) Transmitter. Could you help me concerning where to start from (text books or so) as it's our first time for designing any TRx.
In other words, How to get theoretical background to be able...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.