Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
but you are going to need a clock at twice the speed of your target data rate to create the data
yes this is the solution
the fpga from xilnix only work on rising edge and differential manchester code change the output at rising and falling of clk so the solution is to make the clock speed...
hi
i try to build Differential Manchester(https://en.wikipedia.org/wiki/Differential_Manchester_encoding) by use vhdl
this is my code but is not synthesizable:-?
i need to be synthesizable
best regards
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_logic_arith.all;
entity...
if they are synchronous they do not need to be in the sensitivity lists.
all process have the following sentence
if(clk3M; event and clk3M='1') or if(clk15MHZ; event and clk150MHZ='1')
is this mean that the synchronous??
hi
i have implement this system contain three part as shown below in vhdl as follow
dcm genertate two freq
synchronization:process(CLK3M)
part1:process(CLK3M,signals)
part2:process(CLK150MH,signal)
part3:process(CLK3Mhz,signal)
can anyone give me some time analysis
any warning ,any...
thank for all for suggestion
but is thier a vhdl code for this words
""""It would be much better to have a system clock and a synchroniser on your switch (ie, sample the switch with the clock through a double register) and then do a rising edge detect on that.???"""
helloow
can we use rising_edge() and falling_edge() functions to detect rising_edge of the switch in spartan 3E ??
if not is their any method??
regards
m.s
thank you allot
- - - Updated - - -
-------------------------
dear mrflibble:
i did not know what can i say to you,
but their is a simple word that describe you replay
======================
AMAZING
++++++++++++++++++++++...
dear mrflibble
this is an idea to implement the LFSR
and this is a simple code i made it 4 bit LfSR like the counter code
this code is complete and this a simulink
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity lfsr is...
mrflibble :
The general idea is, did you actually read the thread? FvM's last post pretty much sums it up. So how are you planning to transpose that trick to the lfsr problem domain? What's that you say? eehhrrr, uhm, welllllll? exactly.
i am not a professional in vhdl and just a beginner so...
hi every one
today during trying implement dual edge counter i find this post
https://www.edaboard.com/threads/133082/
one of the member add code that work very well , here is the simulink
https://obrazki.elektroda.pl/98_1289953468.gif
can any one help ous and post code or share idea for...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.