Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by a_fetoh

  1. A

    VLSI job market in Middle East

    vlsi in job market eygpt I've asked an instructor who said that hte content is: **broken link removed**
  2. A

    VLSI job market in Middle East

    salary in mentor graphics in egypt ana shayef n da aal men ha2ek fe3la Anyway, i'd like to take your opinions in the MCIT 3 months scholarship that will take place in Mansoura University **broken link removed** if it is the same of which held in the Ain shams University Does any1 have more...
  3. A

    VLSI job market in Middle East

    salaries at mentor graphics egypt It is a very useful discussion which i attend it late Anyway, Thanks for all of you and your useful participations specially, Eng.salma
  4. A

    How to fill a 2D array in VHDL

    Thanks I've solved it with your idea signal i : integer range 0 to 17 :=0; signal j : integer range 0 to 31 :=31 ; begin process(clk) begin if rising_edge(clk) then if i = 17 then i <= 0 ; else i <= i +1 ; end if; end if; end process; process(clk,i) begin if...
  5. A

    How to fill a 2D array in VHDL

    Error:Operator <DIVIDE> must have constant operands or first operand must be power of 2
  6. A

    How to fill a 2D array in VHDL

    signal cnt:integer range 0 to 31:=0; ... process(clk) begin if rising_edge(clk) then if cnt=27 then cnt<=0; else cnt<=cnt+1; end if array2d(i) <= datain; end if; end process; but this is vector not array i've forget something in the code...
  7. A

    How to fill a 2D array in VHDL

    hello, how can i insert data into a 2D array element by element. I tried this code process(datain,clk) begin for j in 0 to 6 loop for i in 0 to 3 loop array2d(i)(j) <= datain; end loop; end loop; but all elements are filled with the data in in one clock i want the array takes a 28 clock to be...
  8. A

    Help me with a VHDL code for counter in a parallel to serial block

    help in a VHDL code i'm trying another solution but it is long, if it going well, i'll inform you
  9. A

    Help me with a VHDL code for counter in a parallel to serial block

    Hello, there is a Parallel to serial block in my system which i make it with a 64*1 mux and 6-bit counter . I want the counter to stop when it reach "111111" and start again from "000000" when the input changed. I've tried many methods, something like that : process (data_in) begin if...
  10. A

    How to use PicoBlaze to build interfaces?

    what is a picoblaze Thanks for reply , I've a general view for the user guide. I think it will take a long time to be familiar with it.
  11. A

    How to use PicoBlaze to build interfaces?

    Xilinx website contains some applications which use PicoBlaze , I thought that is a software , but when i downloaded it from website i found something called KCPSM3 . I would like to know how to use it to build an interfaces for somethings like RS232 or ADC or DAC or PS2 ... for Spartan 3e Kit...
  12. A

    ASIC FPGA VLSI in Dubai /UAE

    vlsi jobs for freshers in dubai how to contact the companies which you listed Eng.Hesham_Mahrous ? the website www.dso.ae doesn't contain any links for these companies
  13. A

    Key issues in RF layout design

    will this help ?? www.browzen.com www.plextek.co.uk

Part and Inventory Search

Back
Top