CHL
Member level 3
Hello to all
I'm curious why we need to reduce the FET gate resistance as shown above [Razavi, Design of Analog CMOS Integrated Circuits]
The gate impedance should be high as much as it can, and ideally no current flows through the gate.
so, I don't understand why smaller gate poly resistance is better.
Thanks.