Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The Jfet increases his field, that oposes the current, with the increase of voltage drain to source, but there is stilla chanel where the current cna flow. When both sides reach the other , that voltage that produces that is called pinch-off voltage.
The effect is similar to what happens when the channel in a MOSFET reaches its sat limit. Since the channel is completely strangulated anyone could think that the device reaches a kind of cut-off region, but since Vdrain is sitll higher than Vsource the electric field generated by this voltage sucks the minority carriers through the depletion region all the way from source to drain.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
