Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Just how well do you know the past, to say "no longer"?
What do you mean by "scale"? Per transistor, per chip?
What do you mean by "technology"? Making assumptions
about attributes other than nominal "feature size"? You
can find "low power" and "high performance" branches of
many process flows.
With scaling down of channel length or improvement in technology node to 10 nm or 7 nm (for example), there are new areas that started becoming predominant. These are probably new factors (aka static power) that previously were either too small or negligible and consumed very less power. So traditional ways like reducing Vdd are effective only at reducing one part of power i.e. dynamic power. However, that being said, most companies are using other ways to tackle this problem like power gating, MTCMOS devices, VTCMOS etc.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
