Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

why clock is inverted after SSB ( Source Synchronous Bus) retimer ?

Status
Not open for further replies.
J

jayfcam

Newbie level 6
Joined
Oct 24, 2008
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,337
Hi,

I ham having a design where bus have to travel 4mm of distance in 28nm design. What i am seeing is that clock signal gets inverted after every re timer stages but data bits does not. How does this kind of configuration help?

Regards,
Jay
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top