Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why Asynchronous Reset in our Design ?

Status
Not open for further replies.
If we adopt an asynchronous reset, it can take effect immediately. But I do't think we have to use the asynchronous Reset。

Refer to the following website:
http://forums.xilinx.com/t5/PLD-Blog/That-Dangerous-Asynchronous-Reset/ba-p/12856

---------- Post added at 13:36 ---------- Previous post was at 13:27 ----------

Addionally,we spend more device resourses using synchronous reset, but make less mistakes.
 
  • Like
Reactions: ravics

    ravics

    Points: 2
    Helpful Answer Positive Rating
Thanks @guguwuwu for the link. WP272 & WP275 are a must read.
 

It really depends on the device.
In Altera devices, all resets are asynchronous. Sync resets in the code are actually created by muxing the input to a D input. But Xilinx devices have a specific Sync reset on all registers.
 
  • Like
Reactions: ravics

    ravics

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top