Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
DDFS: Direct Digital Frequency Synthesis
it use a high frequency (fs) clock source to generated low frequency anyshape waveform. The frequency of generated waveform should not exceed 1/20 to get a low harmonic output after DAC.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.