Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what's the difference between BRANCH and COND in coverage simulation in VCS?

Status
Not open for further replies.

sages

Newbie level 6
Joined
Jul 27, 2011
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,353
In VCS userguide, when doing coverage simulation, COND means condition coverage, BRANCH means branch coverage.
As the report shows, COND coverage simulation will underline condition statement like "if (A==0)" and BRANCH coverage simulation will underline branch "QUESTION MARK" in statement like "assign A = (b==0)?1:0".
If so, there is no intrinsic difference between these two parameters, but why the results of these two parameters are different?
 

I think condition coverage is that condition e.g. if (A==0) gets executed or not. Branch coverage deals with "what" gets executed after the condition, it could be that A!=0 then is that case covered? It could be that A==0 then is that case covered or not?

I hope it helps. Seniors please correct me if am wrong.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top