Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What we mean by Asynchronous Parallel load

Status
Not open for further replies.
moonnightingale

moonnightingale

Full Member level 6
Joined
Sep 17, 2009
Messages
362
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,298
Activity points
3,832
I have to design BCD counter with JK Flip Flops which should have
Asynchronous Parallel load (Active high)
Synchronous Reset (Active Low)

What we mean by both these terms
 

If something is asynchronous then it will take effect immediately. If it is synchronous then it will only take effect on the next clock cycle.

Keith
 

asynchronous parallel load means that load will be sensed asynchronously
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top