Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is the Time Borrowing concept?

Status
Not open for further replies.

kunal1514

Full Member level 1
Joined
Dec 13, 2006
Messages
98
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
2,027
Hi All,

Can any body explane me that what is Time Borrowing ?

And where it is applicable?
 

Re: Time Borrowing

its applicable for latch.........when there is sufficient available time at next LEVEL of clk ..then time is borrowed from it .....when its insufficient for the existing clk LEVEL.........

hope this helps........
Prasad
 

Time Borrowing

h**p://www.velocityreviews.com/forums/t23041-time-borrowing-in-synthesis.html
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top