Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What is the limit for voltage input noise density for OTA design?

Status
Not open for further replies.
J

jodinstruments

Newbie level 3
Joined
Jun 30, 2010
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,306
Hi does any one know what is the limit for voltage input noise dencity for OTA design? is it practical to go below 10nv/sqrt(Hz) with reasonable area and 100uW power? BW >1MHz
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top