Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is the layer stackups for 10 and 12 layers?

Status
Not open for further replies.

havi

Member level 3
Member level 3
Joined
Jun 25, 2004
Messages
66
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
497
example layer stacks

Hi guys

iam very new to design multilayer boards. what is the layer stackups for 10 and 12 layers.if anyone knows please help me.
thankyou
 

Re: layer stackup

hi,
i think the layer stack depends on your design. in the figure posted below there are example layer stacks up to 8 layers (source: Signal Integrity Issues and Printed Circuit Board Design). But they can differ, depending on your requirements (e.g. the count of signal layer / power layer, do you have different power source (digital/analog) ...)
greetings,
hqqh
 

Re: layer stackup

hi,

i have two different gnd and power signals.than how to arrange the layerstackup for 10 layers. in this no bgas are used.
 

Re: layer stackup

For EMI reduction, the ground and power planes should be symmetrical with respect to the center of the board. The high speed signals should be on internal layers next to the ground plane. Low speed signals can be further away.
 

Re: layer stackup

For ATE tye of boards we can have

top
gnd
sig1
gnd
sig2---care must be taken that routes dont come in the split in this layer
pwr1
pwr2
sig3---care must be taken that routes dont come in the split in this layer
gnd
sig4
gnd
bottom
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top