Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Fractional delay is a delay which is a non-integer multiple of clock. It is particularly used in sampling where you have to adjust the sampling instants by minute delays so that you get more accurate samples. It is also used in FPGAs as (i believe both are almost the same,but these are less than actual clock cycles) tap delays, which correct the skew of some signals to meet setup and hold times.
Fractional delay is a delay which is a non-integer multiple of clock. It is particularly used in sampling where you have to adjust the sampling instants by minute delays so that you get more accurate samples. It is also used in FPGAs as (i believe both are almost the same,but these are less than actual clock cycles) tap delays, which correct the skew of some signals to meet setup and hold times.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
