Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I consider your pin to pin delay belong out of the chip. If so, the delay is depent on the length of the trace, the material of your PCB and the inner or outter layer.
Pin tio Pin delay related with the chips which you used, the logic in the chip and the founction you
will realize. So different designs have different pin
to pin delays.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.