Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hello,
i didnt see any types except for the simple AND and two FF's yet there are diffrent methodes to implement the AND and FF's ,i saw some gate combination that just decrease the number of gates for making the simple PFD
Note: obviously this uses lower number of gates than making two D-FF's and an AND
of course this also complicats the used gates like the 4 input NAND
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
