Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What are the design rules for stacked patch?

Status
Not open for further replies.
S

SagSag

Full Member level 1
Joined
Feb 11, 2006
Messages
99
Helped
8
Reputation
16
Reaction score
4
Trophy points
1,288
Activity points
1,829
Hay,

Does any one know about design rules for stacked patch?
I.E. relations between parasitic patch parameters (H,W,L) to whole
structure resonant?

Thanks
 

Re: stacked patch

See this papers, it is possible, they will help you.
 

stacked patch

Thank you very much.you are very kind.
 

Re: stacked patch

Thank's
but those give some idea but
I'm looking for design rules.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top