Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What are the corner cases for FIFO verification?

Status
Not open for further replies.

spauls

Advanced Member level 2
Joined
Dec 17, 2002
Messages
524
Helped
26
Reputation
52
Reaction score
9
Trophy points
1,298
Activity points
3,355
FIFO VErification

i have to verify a FIFO module,
can anybody please tell what could be corner cases for that .
 

Re: FIFO VErification

Have u design the FIFO module in FPGA ??? if yes then have u used parametric module of perticular tool ??? ( like in ALtera FIFO LPM )....??

if yes..u can verify it easily . just give clock pulses... read or write signal ( for testing , first write some data and then read it)and check it whether ur getting currect data or not...
 

Re: FIFO VErification

spauls said:
i have to verify a FIFO module,
can anybody please tell what could be corner cases for that .

One port or two port?
One clock or two clock?
Are there some relationship between two clock?
 

Re: FIFO VErification

Hi,
You can first start with conditions
1. Fifo Full -- read / write
2. Fifo Empty -- read / write
3. Fifo half full -- read /write
4. Fifo last but one full -- read/write
5. Fifo empty -- continuous read
6. Fifo full -- continuous write

Depending on depth of your fifo try these testcases.

Thanks,
Gold_kiss
 

FIFO VErification

random tests would a good complementary way to test your design.
 

Re: FIFO VErification

yeewang said:
random tests would a good complementary way to test your design.
Good idea!
And if your FIFO is a asynchronous one ,you'd better do you function verification at gate netlist level (with SDF).
 

Re: FIFO VErification

if u want to get some example , finding it at "opencores"
 

Re: FIFO VErification

If your working with 2 clock domains watch for glitching on your fifo full/empty lines..

jelydonut
 

Re: FIFO VErification

read-write at the same time on the boundary conditions (take full, empty, almost full, almost empty for example) need to be payed much attention to.
 

Re: FIFO VErification

you find out synospys's forum.
it have a good reference
 

Re: FIFO VErification

hong_vito said:
you find out synospys's forum.
it have a good reference

Could you upload those articles here? I think most haven't the username & password for synopsys's forum.

Thank you!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top