Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Voltage controlled time delay in ADS

Status
Not open for further replies.

Derun93

Member level 3
Joined
Nov 9, 2015
Messages
60
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
532
Hi everyone,
I have 2 batteries as you see in the schematic attachment. When the voltage difference of these 2 batteries exceeds 65 mV , I want to active voltage controlled time delay block and delay voltage pulse 1 step. However, as you can see in simresults attachment, my comparator gives 0V which is supposed to give 1V if it is connected to voltage controlled time delay but when there is no connection between comparator and voltage controlled time delay block, it works properly so the problem is clearly in the time delay block. What did I wrong?
Note: I have no idea what interpolationmethod is. Please answer basically.
Thank you for helps.
schematic.pngsimresults.png
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top