Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Verilog Tesbench for FIFO Que Model

Status
Not open for further replies.

ilucas86

Newbie level 3
Joined
Nov 7, 2011
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,311
FIFO

Need help creating a testbench for given that include a series of write acesses with the folowing data: 0 x 0, 0x10, 0x20, 0x30, 0x40, and 0xff. In addition, the tesbench includes 7 consecutive read acesses to chek the following sequence of data: 0xff 0x40, 0x30, 0x20, 0x10, and 0x00.
 

Attachments

  • b1.jpg
    b1.jpg
    76.5 KB · Views: 85
  • b2.jpg
    b2.jpg
    41.8 KB · Views: 93
  • b3.jpg
    b3.jpg
    44.6 KB · Views: 84
Last edited:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top