Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Verification for an LUT

Status
Not open for further replies.
K

kaushikrvs

Member level 5
Joined
Jan 27, 2017
Messages
82
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
613
what are the tests that have to be done for verifying an LUT and making it errorfree?
I am asking what all various parameters should be used in testbench(Verilog) to find the errors ?
 

You are asking us to summarise a huge area. Verification is very complex once you move from academic toy examples. Look into coverage and verification methodologies for starters.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top