Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

trimming resitor simulation

Status
Not open for further replies.
R

rajblr

Junior Member level 3
Joined
Apr 11, 2007
Messages
31
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,493
hi everyone i am doing a BGR design where in i am planning to use the trimming resistor to overcome the process variation. I have decided to use 5bit trimming for resistor, but i have no clue how to prepare trimming resistor schematic for 5 bit combination . Prof baker has given a trimming resistor schematic which uses metal fuses. But it is not so clear for me how to go about. So can any one tell me how to prepare trimming resistor schematic and how to simulate it. Also i have basic doubt like when using the resistor for BGR how should i consider the TC of resistor . Any inputs or any design docs will be appreciated.

regards
raags
 

I think TC is not impotant for they are the same res.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top