Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Timing analysis and delay path

Status
Not open for further replies.
A path that traverses through a number of hierarchies, and may eventually return back to the same hierarchy from which it originated.
 

Shall we say like this " A timing path which take more number of specified hierarchies in design"

Do you have any example for this?

Thanks
Muthu
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top