Taking care of retiming during LEC

[fragnen]

How retiming that exist in a gate level HDL but not in the corresponding RTL can be taken care during LEC?

 

[wizard]

For formality, most optimization including retiming are stored in svf file that you need not much extra user input. For Conformal, there are some commands like 'analyze retiming' for retimed modules.

 

[ThisIsNotSam]

retiming engines can annotate the design to track the changes they did. it's not rocket science. a simple svf file does the trick.