System Verilog model for pwl voltage source

[electronics_rama]

Hi All,

I am trying to create a piecewise linear voltage source with system verilog real number modeling. Not finding a way to do it. Can anyone help with this?

Thanks,
Rama