Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

synopsys syntax difference

Status
Not open for further replies.

triump.ar

Junior Member level 2
Joined
Dec 9, 2007
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,440
wt is the difference between the syntax in synopsys vs xilinx for if statment....when i m running the same program it works in xilinx but in synposys it is showing error....nyone has idea then plz tell ..
 

I dont think your RTL syntax will change between synthesizers.. better paste the code and errors you get with DC
 

triump.ar said:
wt is the difference between the syntax in synopsys vs xilinx for if statment....when i m running the same program it works in xilinx but in synposys it is showing error....nyone has idea then plz tell ..

It would help if you posted the exact error-message, along with a segment of the offending RTL source-file.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top