Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello, I cannot see How they got the expression 10.2-19 bellow:
Why Vout*2C=Vref*(C/2^i-1) there is no 2C feedback loop
Another thing is Why its the worst case?
Thanks
The total capacitance in the DAC is 2C. When you only connect the i-th capacitor to Vref, the output of the dac is defined by a capacitive divider and is Vref(Ci/Ctot)=Vref(Ci/2C). It is not the worst case but since you only post a piece of the book, I don't know what they mean by worst-case approach.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
