Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

spatial power divider combiner tray config simulation

Status
Not open for further replies.
T

tork

Newbie level 4
Joined
Jan 30, 2011
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,317
Hi all,

I am working on the design of array of finines for minimum rejection at the waveguide port. However, I couldn't get a reasonable response from CST or HFSS. Is there anything I should consider in my EM simulations?

Thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top