Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

soc encounter geometry check -short errors in VDD VSS PAD

Status
Not open for further replies.

cosmosd

Newbie level 4
Joined
Mar 30, 2009
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,334
Hi, when I add iofillers ,using the geometry check in soc encounter, there are some short errors in 1.8v VDD pad and VSS pad. and the error show that there are short between this pads and adjacent filler cells, I checked in the Virtuoso and find nothing unnormal, So why ? please help me,thanks!
 

are they shorted with blockage?
 

Re: soc encounter geometry check -short errors in VDD VSS

Check whether the Io Filler's PG pin had been connected to the PG NET.
If not, there need GNC(Global Net Connection).
 

Re: soc encounter geometry check -short errors in VDD VSS

flycar said:
Check whether the Io Filler's PG pin had been connected to the PG NET.
If not, there need GNC(Global Net Connection).

In encounter , I have not deal with PG pin or PG net, but I know all of the IO PAD have the PG pin, why they (except the VDD and VSS IO PAD) have not short errors ?

but I will try your method, Thanks!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top