Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Shared Bus Memory Interface with Cyclone 3

Status
Not open for further replies.

shahulakthar

Member level 2
Joined
Oct 13, 2009
Messages
45
Helped
12
Reputation
24
Reaction score
10
Trophy points
1,288
Location
Chennai, India
Activity points
1,515
Hi,
I need to interface SRAM and Flash memory with cyclone 3 fpga.In that i am planning to use shared address bus and data bus for SRAM and FLASH Memory to commmunicate with fpga. Is it Possible? IF it possible what are all the things i have to taken care.Thanks in advance.
 

Do you want to use the Flash to program the FPGA as well or not? If not, then it is pretty straight forward, just make sure the Chip select and OE signals of the Flash and SRAM are not activated at the same time and your logic does not violate the setup and hold time for those signals.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top