Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

setup hold timing during post layout simulations using ncsim

Status
Not open for further replies.

sami_1

Newbie level 3
Joined
Jun 8, 2006
Messages
3
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,308
When doing post layout simulations, ncsim is given both sdf and library_model.v files. The library_model.v file has all the models + timings for the cells in the libraray. The default is 1ns for both setup and hold. When doing simulations using ncsim, are sdf values taken into acccount only and info in library_model.v discarded ? I need to find out how both the files are used and where do the setup hold timing requirements for the Flops come from during post layout simulations
Thanks
 

all the timing related information is present in sdf file "Delays: module path, device, interconnect, and port Timing checks: setup, hold, recovery, skew, width, and period." when you do back annotation the timming information from sdf file is used.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top