Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

SAR ADC with serial output

Status
Not open for further replies.

Milestone

Newbie level 3
Joined
May 17, 2009
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,306
Hello,

I am designing a 10-bit SAR ADC and it's output chain. My SAR ADC input is 20MHz(mCLK), internally with PLL multiply to 260MHz(sCLK), with 3 sCLK to finish T/H, and 10 sCLK for conversion. Is it possible for me to use a 200MHz clock to serial output the 10-bit digital data.

I think the syncronization is a big problem for me. Or I need to use the available 260MHz clock to output my data(output 10-bit digital data and then insert another dummy data).

Best,

Cheng
 

Hi Cheng,

I'm not sure why you would want to serially output the output of the ADC, but if you really wanted to, why don't you just output the comparator's result as your serial output every clock? Really, though, I feel SAR ADC's should have a parallel output. In 10 clocks you'll have the output as you mentioned.

I guess if you really want to use a 200MHz clock to serial output the 10-bit data, you could output your results to a chain of DFFs that are clocked off of our 200MHz clock...but that seems very messy. I would strongly advise finding another method, one where you take the SAR's parallel output (or the serial output off the 260MHz clock).

Hope this helps! :)
 

Hi jsherman,

Thanks a lot.
Actually this ADC is used in a system shown below. I first need to write the converted data into the memory and then I need to readout the converted data.

Suppose I want to readout two ADC output data(10 + 10 bit) in one ADC conversion time(50ns). In idea case I need 400MHz serilization clock, but this may give me syncronization problem(like you said, messy clock phase relationship). Or I need a 520MHz clock to output 10-bit data and 3-bit dummy data.
figure.jpg

cheng
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top