Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am using a synthesizer in my project. but I observed the problem that instead of showing carrier output it shows waveform-like modulation in the output.
This can happen, e.g. due to
- instable PLL loop
- inappropriate fractional synthesizer design
- instable reference clock
- noise entering the PLL loop
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
