Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
In case of analog applications , buffer is used as the input stage of the amplifier so that it has infinite i/p impedance and zero o/p impedance and hence gain isnt reduced
For digital appliacations ... which is your case i guess coz u are talking about clock buffer .... we use buffers to drive large capacitive loads to reduce propagaton delay of the digital signal as these buffers are large in size --> have low output resistance .... so delay=0.69*R*C will be small
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.