Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

questions about buffer selecting

Status
Not open for further replies.

wereiyou

Junior Member level 1
Joined
Jul 10, 2006
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,404
In which condition should I use a buffer for the signal, such as a clock buffer. Can anybody give me some draft ideas?
 

In conditions where there's a possibility of the desired signal to be significantly attenuated due to improper input resistance.
 

In case of analog applications , buffer is used as the input stage of the amplifier so that it has infinite i/p impedance and zero o/p impedance and hence gain isnt reduced

For digital appliacations ... which is your case i guess coz u are talking about clock buffer .... we use buffers to drive large capacitive loads to reduce propagaton delay of the digital signal as these buffers are large in size --> have low output resistance .... so delay=0.69*R*C will be small
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top