kannan2590
Member level 4
Although if some blocks in the rtl view is missing there are some warning messages in the synthesis report i get correct output in the simulation result.I have simulated all the modules together .Then where is the issue in the code .