Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

PLZ help with introducing a pulse with jitter in cadence

Status
Not open for further replies.

farid82xxx

Junior Member level 1
Joined
Dec 19, 2011
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,390
Hi all,

I need a jittery clock signal( jittery pulse) to test a vernier delay line circuit, any one know how to produce such a jittery pulse and by jittery I mean random variation of only rising edge of a pulse ,I appreciate for any hint or paper

regards
farid
 

In the past I've made these using a triangle timing wave, and superimposing
a number of sinusoidal (vsin) sources on it, and then running it through an
inverter chain. The sine sources all have different frequencies so the jitter
appears random (though it is not).

However this will make both edges jittery. Which is a realistic outcome, while
having only one edge jitter and one perfect, is not.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top