Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Offset voltage measurement

Status
Not open for further replies.

rishabh_31ec

Member level 1
Joined
Sep 13, 2013
Messages
36
Helped
4
Reputation
8
Reaction score
4
Trophy points
1,288
Activity points
1,546
Hi, I have designed an NGCC opamp with a bias voltage applied to gate of
Driver pmos of first stage diff. Amplifier as 52 mv. My question is in order to measure the offset voltage which of the following test bench is correct:

(1) as a voltage follower with 52 mv at non inverting terminal and measure the difference of output voltage and 52 mv.

(2) as a voltage follower with variable dc voltage at non inverting terminal and by varying this DC voltage find output voltage @ variable FCC voltage = 0 v.

Is it correct to use the first option as I have design my opamp @ 52 mv bias voltage of first stage driver to obtain specification
 

Hi,

I´m not familiar with IC design...

what about an inverting circuit with gain of -10 and read at the output -520mV?
It should be low ohmic if you expect large offset current.

Klaus
 

Starts from the definition: "The input offset voltage (V_{os}) is a parameter defining the differential DC voltage required between the inputs of an amplifier, especially an operational amplifier (op-amp), to make the output zero (for voltage amplifiers, 0 volts with respect to ground or between differential outputs, depending on the output type)." (Ref: wikipedia)

So, (2) is the way.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top