Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Noise simulation on a flip-around SHA

Status
Not open for further replies.

yschuang

Full Member level 3
Joined
Feb 1, 2004
Messages
183
Helped
15
Reputation
30
Reaction score
2
Trophy points
1,298
Activity points
1,002
Hello, all

I have a question about how to do the noise simulation of a "flip-around" SHA in the hold phase. To be more precisely, I question the total output noise @ the hold phase because the magnitude of noise is much larger than expected. If I hook up the circuit like a charge transferred SHA,typically gain= cs/cf=2, the magnitude of output noise looks good. The plot shows the way I did the simulation. An ideal cmfb is added and ideal baluns are used to convert differential and common signals.
Thanks a lot.

*** spice deck ***
vic vic 0 1
vid vid 0 ac
.ac dec 100 1e3 100e9
.noise v(vod) vid
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top