Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Nofault blocks in ATPG for STA

Status
Not open for further replies.

raviram80

Member level 3
Member level 3
Joined
Jun 8, 2009
Messages
65
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,750
Hi All,

I have a question regarding nofaults in ATPG tool,

If I mark some block as no fault for ATPG vector generation, can I mark all the paths inside that block and from inside that block as false in STA runs??

ATPG tool will not put faults and generate patterns for such blocks

Am I right,

Thanks
 

At the same time, make sure there are no "scan-shift" paths you end up masking in STA. That can lead to disaster even if no-faulting the modules.
 

Why would you not do timing analysis?

Your design may not operate correctly if you don't do timing analysis on parts of it. So you should do timing
analysis on the whole design.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top