No timing violation still gate level simulation is failing

[shhrikant1]

Hi,

I have checked the timing reports and they are clean , yet when I do the gate level simulation with netlist and sdf , it is failing.
can anyone throw some light on this.

 

[dpaul]

Difficult to say with only this much info.
Have you checked your synthesis report thoroughly?

 

[K-J]

Hi,

I have checked the timing reports and they are clean , yet when I do the gate level simulation with netlist and sdf , it is failing.
can anyone throw some light on this.

Do all of the inputs to the DUT meet the timing requirements spelled out in the timing report (i.e. input XYZ is there Tsu ns before the rising edge of CLK)?

Kevin Jennings

 

[K-J]

And are those inputs held for Tco ns after the rising edge...