Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Need of Epitaxial layer in cmos fabrication

Status
Not open for further replies.

the moon is back

Member level 2
Member level 2
Joined
Apr 29, 2012
Messages
42
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,566
Hi everyone,

I need to know that whats the significant of epitaxial layer in cmos ic fabrication.
why cant the ic is directly manufactured on the P-substrate?
If done so, what are the effects?
Is formation of epitaxial layer on the P-substrate is necessary?

Kindly provide some use full information.

Thanks & Regards
 

The use of the epitaxial layer is not so much about the
device quality (bulk P- would do as well, for explicit
FET qualities) but the abnormal - latchup especially.
Epi is how you get a high resistivity device layer on a
heavily doped handle, that does a better job of shunting
parasitic BJTs and much eases latchup prevention.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top