Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
CMOS NAND is better than NOR as size of all transistors is equal for 2-input NAND.
Size of PMOS is bigger than size of NMOS for NOR.
So NAND layout area is smaller.
2-input CMOS NAND is better than 2-input CMOS NOR, because NAND logic give almost equal rise time and fall time. As PMOS are parallel, so total PMOS resistor will decrease and NMOS are in series, so total NMOS resistor will increase. means in this condition both net NMOS and PMOS will have equal resistor to produce same rise and fall time
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.